

AI Infrastructure | Power Semiconductors | RF & Defense




# Thermal Packaging Platforms

## for AI Power Infrastructure and Power Semiconductors

Investor Presentation

June 2026

KOSTECSYS Co., Ltd.



## Disclaimer

---

This material has been prepared by KOSTECSYS Co., Ltd. (hereinafter the 'Company') in accordance with Korean GAAP and K-IFRS, and contains information relating to the Company's management results and financial performance. It also includes forward-looking information related to the future, such as planned future sales, which is based not on past facts but on future projections. This material may use expressions such as "anticipate", "forecast", "plan", "expect," and actual results may differ from these, depending on changes in the business environment.

In particular, due to abrupt shifts in the market environment, changes in the investment environment, and the Company's strategic decisions, the contents of this material may differ from actual management performance. Therefore, rather than making judgments based solely on this material, investors must also refer to the Company's public disclosures and prospectus, and no part of this material assumes any legal responsibility for investors' investment outcomes.

# Table of Contents



## Thermal Packaging Platforms

Chapter 01 Company Overview

Chapter 02 Market Trend

Chapter 03 Portfolio

Chapter 04 Growth Acceleration

# 1. Company Profile

Proprietary KCMC® low-CTE thermal materials and Block Bonding technologies enable superior thermal management for high-power semiconductor systems.

## Company Overview

<b>Company</b>	KOSTECSYS Co., Ltd.	<b>Capital</b>	KRW 3.85 billion
<b>Founded</b>	January 8, 1997	<b>Employees</b>	80+ employees
<b>CEO</b>	Han Kyu-jin	<b>Revenue</b>	KRW 15.2 billion (FY2025)
<b>Business</b>	Provider of advanced thermal packaging platforms serving AI infrastructure, power semiconductors, RF communications and defense markets.		
<b>Customers</b>	Global customers include NXP, Microchip Technology, STMicroelectronics, Amkor Technology, Hyundai Motor and other leading semiconductor and industrial companies.		
<b>Other</b>	KOSDAQ (2023.04)	<b>Location</b>	Incheon Namdong National Industrial Complex

## Key Management

<b>Han Kyu-jin</b> CEO	Overall Management	Mechanical Engineering, Kookmin University Former Engineer, Kia Motors R&D Center
<b>Park Chan-ho</b> Managing Director	Sales Management	Executive Director, Global Sales & Business Development
<b>Lee Seung-ju</b> Managing Director	Finance Management	Former Finance Manager, BYC
<b>Han Tae-sung</b> R&D Center Director	Technology Development	Electronic Engineering, Inha University Former Engineer, LG Display R&D Center
<b>Heo Man-in</b> Executive Director	Production Management	Former Engineer, Mando R&D Center



**HQ & KOSTEC Tech Center**  
Nonhyeon-dong, Namdong-gu, Incheon 428-4  
Land(3,294m<sup>2</sup>), Building(4,526m<sup>2</sup>)



**Advanced Block Bonding Manufacturing Center**  
Nonhyeon-dong, Namdong-gu, Incheon 429-12  
Land(3,308m<sup>2</sup>), Building(3,361m<sup>2</sup>)

## 2. Financial Summary

### ➤ Summary Balance Sheet

(Unit: KRW million)

Account	FY2023	FY2024	FY2025	FY26 1Q
Current Assets	15,006	16,319	16,821	16,392
Non-current Assets	22,783	23,636	39,183	39,751
<b>Total Assets</b>	<b>37,789</b>	<b>39,956</b>	<b>56,005</b>	<b>56,143</b>
Current Liabilities	1,352	7,520	16,733	10,372
Non-current Liabilities	10,578	9,866	16,968	17,172
<b>Total Liabilities</b>	<b>11,931</b>	<b>17,387</b>	<b>33,701</b>	<b>27,545</b>
Share Capital	3,760	3,898	3,898	3,898
Capital Surplus	12,777	14,224	14,897	16,966
Retained Earnings	5,000	3,108	2,523	3,471
<b>Total Equity</b>	<b>25,858</b>	<b>22,568</b>	<b>22,303</b>	<b>28,597</b>

### ➤ Summary Income Statement

(Unit: KRW million)

Account	FY2023	FY2024	FY2025	FY26 1Q
Revenue	<b>11,549</b>	<b>14,213</b>	<b>15,220</b>	5,448
Cost of Sales	10,614	13,955	12,952	3,845
Gross Profit	934	258	2,267	1,602
SG&A Expenses	2,254	2,152	2,083	471
Operating Profit	<b>(1,319)</b>	<b>(1,894)</b>	<b>184</b>	<b>1,131</b>
Non-op. Income	1,135	553	269	225
Non-op. Expenses	10,854	473	1,087	362
Profit Before Tax	<b>(11,038)</b>	<b>(1,814)</b>	<b>(633)</b>	993
Income Tax	340	<b>(20)</b>	<b>(70)</b>	46
<b>Net Income</b>	<b>(11,379)</b>	<b>(1,794)</b>	<b>(562)</b>	<b>947</b>



## Chapter 02 **Market Trend**

3. Industry Megatrends & Market Opportunities
4. Thermal Bottleneck: A Critical Challenge for Next-Generation Semiconductor Systems

### 3. Industry Megatrends & Market Opportunities

➤ **Key Growth Drivers: Rising Power Density and Growing Demand for Thermal Management**

#### AI Data Center



Next-generation GPUs exceed 1kW power consumption, making advanced thermal management essential.

#### EV (Electric Vehicle)



Growing adoption of SiC and GaN devices increases power density and localized thermal stress.

#### RF & Optical Comms



Higher data transmission speeds increase both signal integrity challenges and thermal management requirements.

➤ **Market Growth Rate(CAGR)**

~32%



**AI/HBM Thermal Management Solutions**  
(Driven by accelerating AI compute demand)

~12%



**Power Semiconductors**  
(Driven by increasing SiC/GaN adoption)

~18%



**RF & Optical Communications**  
(Driven by 6G and AI infrastructure expansion)

#### Industry Paradigm Shift

- ▶ Industry paradigm shifting from performance-centric design to power- and thermal-centric system architecture.
- ▶ 3D power packaging emerging as a key enabler of next-generation semiconductor systems.
- ▶ Advanced thermal architecture becoming mission-critical for system reliability and efficiency.  
→ Thermal matching and high-conductivity materials becoming increasingly important.



Thermal packaging is becoming a critical enabler of next-generation AI and power semiconductor systems.

# 4. Thermal Bottleneck: A Critical Challenge for Next-Generation Semiconductor Systems



❖ **Performance Limits**  
Excessive heat triggers performance throttling, limiting system throughput and computational efficiency.

❖ **Reliability Decline**  
CTE mismatch can lead to material fatigue, component cracking and long-term reliability degradation.

❖ **Efficiency Loss**  
Higher cooling requirements increase operating costs and reduce overall energy efficiency.

❖ **Localized Hotspot**  
Localized heat accumulation within the chip creates thermal bottlenecks and performance constraints.

✓ **Beyond Cooling: Structural Thermal Management**

- **Conventional air and liquid cooling alone are no longer sufficient. Material and packaging innovation are becoming essential.**  
→ Key enablers include advanced materials, 3D packaging architectures and thermal-matching technologies.
- **Thermal management is emerging as one of the most critical challenges in next-generation semiconductor systems.**  
→ Addressing this challenge requires innovation at the semiconductor packaging level, rather than relying solely on cooling technologies.

This shift is increasing demand for advanced thermal packaging platforms, creating a significant growth opportunity for KOSTECSYS.




## Chapter 03 **Portfolio**

5. KOSTECSYS Thermal Packaging Portfolio
6. Low-CTE, High-Dissipation Materials
7. Block Bonding: Enabling High-Power-Density Semiconductor Systems
8. Advanced Thermal Management Platforms: Cold Plates
9. Thermal Packaging Solutions for RF and Optical Communications
10. Laser & Optical Semiconductor Modules


# 5. KOSTECSYS Thermal Packaging Portfolio

## KOSTECSYS Integrated Packaging Platform


Material–Structure–Packaging Integration  
Thermal Platform




• Low-CTE Material (KCMC®)



## QFN 3D-Stack Power Module with DSC & Block Bonding



• Block Bonding




• Embedded Copper Coin

## 6. Low-CTE, High-Dissipation Materials

KCMC<sup>®</sup>: Structural Control of Electrical Loss and Thermo-Mechanical Stress

### Thermal Matching Material Platform




**KCMC<sup>®</sup> (Kostec Copper–Molybdenum Composite)**

Proprietary SPS diffusion-bonded, void free multilayer composite platform

KOSTEC Brand (Trademark Reg.: 4020240019848)  
(Patent Reg.: 1014925220000,1024923060000)




SPS diffusion bonding eliminates interfacial voids and maximizes thermal and structural performance.



### Void-Free Multilayer Structure


- ✓ Uniform heat-flow distribution
- ✓ Optimized thermal conductivity
- ✓ Enhanced mechanical integrity

Spark Plasma Sintering (KOSTEC)



Uniform temp. distribution

Hot Press



Non-uniform temp. distribution

### KCMC<sup>®</sup> Engineered Thermal Matching Platform

- ✓ Low CTE (7–11 ppm/°C)
- ✓ Thermal Conductivity up to 320 W/mK
- ✓ SPS diffusion-bonded, void-free multilayer architecture
- ✓ Up to 60% Lower Thermal Stress

### Target Applications

- ✓ AI Accelerators (1kW+)
- ✓ HBM Systems
- ✓ SiC/GaN Power Modules
- ✓ Hyperscale Data Centers


Material	Compositions (vol %)		Layers	CTE [ppm/°C]		Thermal Conductivity [W/(m.K)] 25°C (Z-direction)
	Molybdenum	Copper		150°C	300°C	
KCMC <sup>®</sup> 12	12	88	5	11.05	9.01	320
KCMC <sup>®</sup> 20	20	80	7	9.12	7.69	291
KCMC <sup>®</sup> 28	28	72	5	8.83	7.57	263
KCMC <sup>®</sup> 33	33	67	3	7.83	6.96	241
KCMC <sup>®</sup> 40	40	60	5	7.34	6.59	222

- Optimized for High Power Density, Thermal Reliability and Long-Term Performance


# 7. Block Bonding: Enabling High-Power-Density Semiconductor Systems

## 1) QFN 3D-Stack Power Module

### ① 3D-Stack Power Module Architecture




### ② Embedded Copper Coin Structure




- ✓ Block Bonding enables vertical integration of multiple power devices within a compact package.
- ✓ Key Benefits
  - Higher power density
  - Improved thermal performance
  - Enhanced electrical efficiency
- ✓ Target Applications
  - AI Servers / Hyperscale Data Centers
  - Power Supply Units / SiC/GaN Power Modules

### Spacer Portfolio

#### Cu Blocks, Cu Clips, Pillars



#### T-Coins / I-Coins





# 7. Block Bonding: Enabling High-Power-Density Semiconductor Systems

## Double-Sided Cooling (DSC) Power Modules

### 2) DSC (Double-Sided Cooling) Power Modules

High-Efficiency Architecture for High-Power-Density Applications




- **Key Features:** Efficient double-sided cooling for high-power SiC/GaN modules.
- **Result:** Optimizes both electrical efficiency and thermal performance.

### Chip Spacer / Via Spacer

#### Chip Spacer – KCMC® Composite

- CTE matching
- Enhanced Thermal Performance
- Reduced Thermo-Mechanical Stress
- Improved Reliability




- **Structural Integration Design:** Controls electrical and thermal pathways at the packaging structure level.
- **Electrical + Thermal Co-optimization:** Integrated optimization of electrical efficiency and thermal performance.


# 8. Advanced Thermal Management Platforms: Cold Plates

## 3) Power Module Baseplates


① All-Copper



② KCMC® Baseplate




③ AMB Integration Baseplate



## 4) Cold Plate Technologies


① **Microchannel Cooling**

High-efficiency liquid cooling architecture for high-power-density systems



② **Brazed Cold Plate**

Proven cooling solution for industrial and power electronics applications




### Key Benefits

- Higher Power Density, Superior Thermal Performance, Scalable Cooling Solutions
- AI Infrastructure / EV / Industrial Power Systems

# 9. Thermal Packaging Solutions for RF and Optical Communications

## ✓ 1.6T Optical Transceivers-Thermal Bottlenecks

- 25–30W power consumption in DSP / EML regions
- 220 W/m·K materials are no longer sufficient
- 10°C temperature rise → ~50% reduction in device lifetime
- >300 W/m·K Thermal conductivity required to overcome the thermal wall



## ✓ GaN-on-SiC RF Power Amplifiers

Provides an efficient thermal path for high-power GaN devices used in 5G/6G base stations, defense systems, and satellite communications.

## ✓ Our Solutions

### High Thermal Metal-Ceramic Package Platform

The package integrates a high thermal conductivity substrate (320 W/m·K) with a precision metal housing to deliver:

- Efficient heat dissipation
- Mechanical stability
- EMI shielding.

### ✓ Key Technical Specifications


Feature	STD	<b>KOSTEC</b>
Thermal Conductivity	220 W/m·K	<b>320 W/m·K</b>
Junction Temperature	-	<b>Up to 20°C Reduction</b>

### ✓ Applications

- Optical transceivers
- Optical modulators
- Pump lasers
- Military Electronics
- RF power amplifiers
- CPO Substrates

#### REQUIREMENT

The industry requires **>300 W/m·K** packaging solutions.



Optical transceivers & modulators


RF power amplifiers




## 10. Laser & Optical Semiconductor Modules

### Thermal Management Solutions for High-Power Laser Systems

#### 1) High-Power Laser Module Packages



#### 2) Advanced Liquid Cooling Platforms (Cold Plates & Cooling Blocks)






## Chapter 04 **Growth Acceleration**

- 11. Revenue Growth and Profitability Improvement
- 12. Key End Markets & Global Customers

# 11. Revenue Growth and Profitability Improvement

Quarterly Revenue and Operating Profit Trend



- Full-scale ramp-up of new products in 4Q25 drove a return to profitability.
- Operating margins exceeded 20% in both 4Q25 and 1Q26.
- Product and customer diversification established a foundation for sustainable growth.

# 12. Key End Markets & Global Customers



## AI Infrastructure

- AI Data Centers
- HBM & Advanced Packaging
- Advanced Thermal Platforms

## Power Semiconductors

- SiC/GaN Power Modules
- EV Powertrains
- Industrial Power Systems

## RF & Optical Communications

- 5G/6G Infrastructure
- Optical Transceivers & CPO
- Advanced Thermal Packaging

## Aerospace & Defense

- Thermal Packaging Solutions
- Cold Plates
- Thermal Management Systems

KOSTECSYS is positioned to benefit from long-term growth across AI infrastructure, Power semiconductors, RF communications, and Defense markets.



# Thank You

## Thermal Packaging Platforms

KOSTECSYS Co., Ltd.  
Incheon, Republic of Korea  
T. +82-32-821-0162  
[www.kostec.net](http://www.kostec.net)